Energy Efficient Design of Static Asymmetric Low Swing On-Chip Interconnect Circuits
نویسندگان
چکیده
In this paper, an energy efficient design of asymmetric high performance low swing CMOS driver receiver pair for driving global on-chip interconnects is proposed. The design is implemented on 90nm CMOS technology using HSPICE. The proposed CMOS driver receiver pair reduces the power by 35.45% as compared to the static driver with conventional level converter (CLC). The design is also compared with the asymmetric source follower driver with level converter (ASDLC), which results in high performance and low power consumption with reduced circuit complexity. General Terms High performance, low power, circuit complexity, CMOS technology, driver, receiver, interconnect
منابع مشابه
Low-swing on-chip signaling techniques: effectiveness and robustness
This paper reviews a number of low-swing on-chip interconnect schemes and presents a thorough analysis of their effectiveness and limitations, especially on energy efficiency and signal integrity. In addition, several new interface circuits presenting even more energy savings and better reliability are proposed. Some of these circuits not only reduce the interconnect swing, but also use very lo...
متن کاملwing Interconnect Interface Circui
11. ABSTRACT This paper reviews a number of low-swing on-chip interconnect schemes, and presents a thorough analysis of their effes tiveness and limitations. In addition, several new interface circuits, presenting even more energy savings, are proposed. Some of these circuits not only reduce the interconnect swing, but also use very-low supply voltages, so as to obtain quadratic energy savings....
متن کاملMixed Swing Techniques for Low Energy/Operation Datapath Circuits
iii The portable communications industry's vision of integrating a complete multimedia complex on a single die, coupled with the desktop computing industry's vision of integrating multimedia functionality into general-purpose microprocessors has transformed lowering the power dissipation of digital signal processing (DSP) datapath circuits into an increasingly important challenge in current and...
متن کاملA Power Efficient 2Gb/s Transceiver in 90nm CMOS for 10mm On-Chip Interconnect
Global on-chip data communication is becoming a concern as the gap between transistor speed and interconnect bandwidth increases with CMOS process scaling. In this paper a low-swing transceiver for 10mm long 0.54μm wide on-chip interconnect is presented, which achieves a similar data rate as previous designs (a few Gb/s), but at much lower power than recently published work. Both low static pow...
متن کاملA Novel Low Power High Dynamic Threshold Swing Limited Repeater Insertion for On-chip Interconnects
In Very Large Scale Integration (VLSI), interconnect design has become a supreme issue in high speed ICs. With the decreased feature size of CMOS circuits, on-chip interconnect now dominates both circuit delay and power consumption. An eminent technique known as repeater/buffer insertion is used in long interconnections to reduce delay in VLSI circuits. This paper deals with some distinct low p...
متن کامل